[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v6 0/7] hw/char/pl011: Implement TX (async) FIFO to avoid blo
From: |
Peter Maydell |
Subject: |
Re: [PATCH v6 0/7] hw/char/pl011: Implement TX (async) FIFO to avoid blocking the main loop |
Date: |
Mon, 17 Feb 2025 14:55:51 +0000 |
On Sat, 8 Feb 2025 at 16:39, Philippe Mathieu-Daudé <philmd@linaro.org> wrote:
>
> Hi,
>
> This series add support for (async) FIFO on the transmit path
> of the PL011 UART.
>
Applied to target-arm.next, thanks (with a couple of minor
tweaks to two of the patches).
-- PMM
- Re: [PATCH v6 4/7] hw/char/pl011: Trace FIFO enablement, (continued)
[PATCH v6 5/7] hw/char/pl011: Consider TX FIFO overrun error, Philippe Mathieu-Daudé, 2025/02/08
[PATCH v6 6/7] hw/char/pl011: Drain TX FIFO when no backend connected, Philippe Mathieu-Daudé, 2025/02/08
[PATCH v6 7/7] hw/char/pl011: Implement TX FIFO, Philippe Mathieu-Daudé, 2025/02/08
Re: [PATCH v6 0/7] hw/char/pl011: Implement TX (async) FIFO to avoid blocking the main loop,
Peter Maydell <=