qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PATCH v1 ppc-for-2.9 0/9] POWER9 TCG enablements - part9


From: Nikunj A Dadhania
Subject: [Qemu-devel] [PATCH v1 ppc-for-2.9 0/9] POWER9 TCG enablements - part9
Date: Wed, 7 Dec 2016 23:54:53 +0530

This series contains 12 new instructions for POWER9 ISA3.0
     Couple of consolidation patches
     VSX Vector Insert/Extract Word
     VSX Vector Permute
     VSX Load/Store with length
     VSX Scalar Quad-Precision Move Instructions

Changelog:
v0:
* Fixed lxvl/lxvll and stxvl/stxvll as suggested by Richard
* Dropped mask_u128, which is not needed anymore
* Prevent UIMM > 12 in xxextractuw
* Drop xori from xsnegqp
* Rewrite xxperm/xxpermr without double copy

Bharata B Rao (1):
  target-ppc: Add xxperm and xxpermr instructions

Nikunj A Dadhania (8):
  target-ppc: implement lxvl instruction
  target-ppc: implement lxvll instruction
  target-ppc: implement stxvl instruction
  target-ppc: implement stxvll instructions
  target-ppc: implement xxextractuw instruction
  target-ppc: implement xxinsertw instruction
  target-ppc: implement xsnegqp instruction
  target-ppc: implement xscpsgnqp instruction

 target-ppc/fpu_helper.c             | 23 +++++++++
 target-ppc/helper.h                 |  8 ++++
 target-ppc/int_helper.c             | 61 ++++++++++++++++++++++++
 target-ppc/mem_helper.c             | 94 +++++++++++++++++++++++++++++++++++++
 target-ppc/translate/vsx-impl.inc.c | 76 +++++++++++++++++++++++++++++-
 target-ppc/translate/vsx-ops.inc.c  | 14 ++++++
 6 files changed, 275 insertions(+), 1 deletion(-)

-- 
2.7.4




reply via email to

[Prev in Thread] Current Thread [Next in Thread]