[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v6 01/23] target/riscv: Fix trap cause for RV32 HS-mode CSR acces
From: |
Anup Patel |
Subject: |
[PATCH v6 01/23] target/riscv: Fix trap cause for RV32 HS-mode CSR access from RV64 HS-mode |
Date: |
Thu, 30 Dec 2021 18:05:17 +0530 |
From: Anup Patel <anup.patel@wdc.com>
We should be returning illegal instruction trap when RV64 HS-mode tries
to access RV32 HS-mode CSR.
Fixes: d6f20dacea51 ("target/riscv: Fix 32-bit HS mode access permissions")
Signed-off-by: Anup Patel <anup.patel@wdc.com>
Signed-off-by: Anup Patel <anup@brainfault.org>
Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
---
target/riscv/csr.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/target/riscv/csr.c b/target/riscv/csr.c
index 146447eac5..fd7110c38b 100644
--- a/target/riscv/csr.c
+++ b/target/riscv/csr.c
@@ -182,7 +182,7 @@ static RISCVException hmode(CPURISCVState *env, int csrno)
static RISCVException hmode32(CPURISCVState *env, int csrno)
{
if (riscv_cpu_mxl(env) != MXL_RV32) {
- if (riscv_cpu_virt_enabled(env)) {
+ if (!riscv_cpu_virt_enabled(env)) {
return RISCV_EXCP_ILLEGAL_INST;
} else {
return RISCV_EXCP_VIRT_INSTRUCTION_FAULT;
--
2.25.1
- [PATCH v6 00/23] QEMU RISC-V AIA support, Anup Patel, 2021/12/30
- [PATCH v6 01/23] target/riscv: Fix trap cause for RV32 HS-mode CSR access from RV64 HS-mode,
Anup Patel <=
- [PATCH v6 02/23] target/riscv: Implement SGEIP bit in hip and hie CSRs, Anup Patel, 2021/12/30
- [PATCH v6 03/23] target/riscv: Implement hgeie and hgeip CSRs, Anup Patel, 2021/12/30
- [PATCH v6 04/23] target/riscv: Improve delivery of guest external interrupts, Anup Patel, 2021/12/30
- [PATCH v6 05/23] target/riscv: Allow setting CPU feature from machine/device emulation, Anup Patel, 2021/12/30
- [PATCH v6 06/23] target/riscv: Add AIA cpu feature, Anup Patel, 2021/12/30
- [PATCH v6 07/23] target/riscv: Add defines for AIA CSRs, Anup Patel, 2021/12/30
- [PATCH v6 09/23] target/riscv: Implement AIA local interrupt priorities, Anup Patel, 2021/12/30
- [PATCH v6 10/23] target/riscv: Implement AIA CSRs for 64 local interrupts on RV32, Anup Patel, 2021/12/30
- [PATCH v6 11/23] target/riscv: Implement AIA hvictl and hviprioX CSRs, Anup Patel, 2021/12/30
- [PATCH v6 12/23] target/riscv: Implement AIA interrupt filtering CSRs, Anup Patel, 2021/12/30