avr-gcc-list
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [avr-gcc-list] Machine Readable Fuse Database


From: Thomas Kopp
Subject: Re: [avr-gcc-list] Machine Readable Fuse Database
Date: Thu, 21 Jul 2016 21:37:03 +0200

On Jul 16, 2016 3:34 PM, "Paul "LeoNerd" Evans" <address@hidden> wrote:

The reason this is so, is because I'm using the "devices" XML files
that are supplied with Atmel Studio to get the fuse values from. Those
give the name, value and mapping location of every fuse, but don't
supply the default values.





They actually do - All(or at least most) of the latest xmls (atdfs now) for mega and tiny devices contain the defaultvalue for Fuse bytes. The attribute is initval. I can't quite remember when they were added but it's possible that they were only publicly available in Studio 7. If you don't want studio 7 you can also download the tiny and mega packs from http://packs.download.atmel.com/ Does that help you?

Example from AT90CAN64:
    <module caption="" name="FUSE">
      <register-group caption="" name="FUSE">
        <register caption="" name="EXTENDED" offset="0x02" size="1" initval="0xFF">
          <bitfield caption="Brown-out Detector trigger level" mask="0x0E" name="BODLEVEL" values="ENUM_BODLEVEL"/>
          <bitfield caption="Reserved for factory tests" mask="0x01" name="TA0SEL"/>
        </register>
        <register caption="" name="HIGH" offset="0x01" size="1" initval="0x99">
          <bitfield caption="On-Chip Debug Enabled" mask="0x80" name="OCDEN"/>
          <bitfield caption="JTAG Interface Enabled" mask="0x40" name="JTAGEN"/>
          <bitfield caption="Serial program downloading (SPI) enabled" mask="0x20" name="SPIEN"/>
          <bitfield caption="Watchdog timer always on" mask="0x10" name="WDTON"/>
          <bitfield caption="Preserve EEPROM through the Chip Erase cycle" mask="0x08" name="EESAVE"/>
          <bitfield caption="Select Boot Size" mask="0x06" name="BOOTSZ" values="ENUM_BOOTSZ"/>
          <bitfield caption="Boot Reset vector Enabled" mask="0x01" name="BOOTRST"/>
        </register>
        <register caption="" name="LOW" offset="0x00" size="1" initval="0x62">
          <bitfield caption="Divide clock by 8 internally; [CKDIV8=0]" mask="0x80" name="CKDIV8"/>
          <bitfield caption="Clock output on PORTC7; [CKOUT=0]" mask="0x40" name="CKOUT"/>
          <bitfield caption="Select Clock Source" mask="0x3F" name="SUT_CKSEL" values="ENUM_SUT_CKSEL"/>
        </register>

 

reply via email to

[Prev in Thread] Current Thread [Next in Thread]