[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-devel] [Bug 904308] [NEW] x86: BT/BTS/BTR/BTC: ZF flag is unaf
|
From: |
malc |
|
Subject: |
Re: [Qemu-devel] [Bug 904308] [NEW] x86: BT/BTS/BTR/BTC: ZF flag is unaffected |
|
Date: |
Wed, 14 Dec 2011 20:22:40 +0400 (MSK) |
|
User-agent: |
Alpine 2.00 (LNX 1167 2008-08-23) |
On Wed, 14 Dec 2011, Avi Kivity wrote:
> On 12/14/2011 06:08 PM, malc wrote:
> > On Wed, 14 Dec 2011, Daniil Troshkov wrote:
> >
> > > Public bug reported:
> > >
> > > Hello!
> > >
> > > Bug was found in qemu.git.
> > > See target-i386/translate.c:
> > >
> >
> > [..snip..]
> >
> > Intel's documentation doesn't cover this, AMD's says that ZF is undefined,
> > so,
> > question is: why do you think QEMU is wrong here?
>
> The Intel documentation states that ZF is unaffected.
>
Right, i was blind, anyways, AMD disagrees.
--
mailto:address@hidden
- [Qemu-devel] [PATCH v2 0/9] various ARM fixes, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 4/9] arm: add dummy gic security registers, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 2/9] arm: Set frequencies for arm_timer, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH 5/9] ahci: convert ahci_reset to use AHCIState, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 1/9] arm: add missing scu registers, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH 9/9] arm: increase a9mp interrupts to 160, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 3/9] arm: add dummy v7 cp15 config_base_register, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 8/9] Add xgmac ethernet model, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH 6/9] ahci: add support for non-PCI based controllers, Mark Langsdorf, 2011/12/22
- [Qemu-devel] [PATCH v2 7/9] add L2x0/PL310 cache controller device, Mark Langsdorf, 2011/12/22