[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL v3 33/55] intel_iommu: support all masks in interrupt
From: |
Michael S. Tsirkin |
Subject: |
[Qemu-devel] [PULL v3 33/55] intel_iommu: support all masks in interrupt entry cache invalidation |
Date: |
Wed, 20 Jul 2016 20:47:32 +0300 |
From: Radim Krčmář <address@hidden>
Linux guests do not gracefully handle cases when the invalidation mask
they wanted is not supported, probably because real hardware always
allowed all.
We can just say that all 16 masks are supported, because both
ioapic_iec_notifier and kvm_update_msi_routes_all invalidate all caches.
Signed-off-by: Radim Krčmář <address@hidden>
Reviewed-by: Michael S. Tsirkin <address@hidden>
Signed-off-by: Michael S. Tsirkin <address@hidden>
---
hw/i386/intel_iommu_internal.h | 1 +
hw/i386/intel_iommu.c | 2 +-
2 files changed, 2 insertions(+), 1 deletion(-)
diff --git a/hw/i386/intel_iommu_internal.h b/hw/i386/intel_iommu_internal.h
index 72b0114..0829a50 100644
--- a/hw/i386/intel_iommu_internal.h
+++ b/hw/i386/intel_iommu_internal.h
@@ -186,6 +186,7 @@
/* Interrupt Remapping support */
#define VTD_ECAP_IR (1ULL << 3)
#define VTD_ECAP_EIM (1ULL << 4)
+#define VTD_ECAP_MHMV (15ULL << 20)
/* CAP_REG */
/* (offset >> 4) << 24 */
diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c
index 3f49c17..28ab53e 100644
--- a/hw/i386/intel_iommu.c
+++ b/hw/i386/intel_iommu.c
@@ -2362,7 +2362,7 @@ static void vtd_init(IntelIOMMUState *s)
s->ecap = VTD_ECAP_QI | VTD_ECAP_IRO;
if (x86_iommu->intr_supported) {
- s->ecap |= VTD_ECAP_IR | VTD_ECAP_EIM;
+ s->ecap |= VTD_ECAP_IR | VTD_ECAP_EIM | VTD_ECAP_MHMV;
}
vtd_reset_context_cache(s);
--
MST
- [Qemu-devel] [PULL v3 23/55] ioapic: introduce ioapic_entry_parse() helper, (continued)
- [Qemu-devel] [PULL v3 23/55] ioapic: introduce ioapic_entry_parse() helper, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 24/55] intel_iommu: add support for split irqchip, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 25/55] x86-iommu: introduce IEC notifiers, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 26/55] ioapic: register IOMMU IEC notifier for ioapic, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 27/55] intel_iommu: Add support for Extended Interrupt Mode, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 28/55] intel_iommu: add SID validation for IR, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 29/55] kvm-irqchip: simplify kvm_irqchip_add_msi_route, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 30/55] kvm-irqchip: i386: add hook for add/remove virq, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 31/55] kvm-irqchip: x86: add msi route notify fn, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 32/55] kvm-irqchip: do explicit commit when update irq, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 33/55] intel_iommu: support all masks in interrupt entry cache invalidation,
Michael S. Tsirkin <=
- [Qemu-devel] [PULL v3 34/55] kvm-all: add trace events for kvm irqchip ops, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 35/55] intel_iommu: disallow kernel-irqchip=on with IR, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 36/55] virtio: Add typedef for handle_output, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 37/55] virtio: Introduce virtio_add_queue_aio, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 39/55] virtio-scsi: Call virtio_add_queue_aio, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 38/55] virtio-blk: Call virtio_add_queue_aio, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 41/55] virtio-scsi: Replace HandleOutput typedef, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 40/55] Revert "mirror: Workaround for unexpected iohandler events during completion", Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 42/55] virtio-net: Remove old migration version support, Michael S. Tsirkin, 2016/07/20
- [Qemu-devel] [PULL v3 43/55] virtio-serial: Remove old migration version support, Michael S. Tsirkin, 2016/07/20