[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-arm] [RFC v2 PATCH] tcg/softmmu: Increase size of TLB caches
From: |
Pranith Kumar |
Subject: |
Re: [Qemu-arm] [RFC v2 PATCH] tcg/softmmu: Increase size of TLB caches |
Date: |
Thu, 24 Aug 2017 12:02:10 -0400 |
On Thu, Aug 24, 2017 at 11:58 AM, Pranith Kumar <address@hidden> wrote:
> This patch increases the number of entries cached in the TLB. I went
> over a few architectures to see if increasing it is problematic. Only
> armv6 seems to have a limitation that only 8 bits can be used for
> indexing these entries. For other architectures, the number of TLB
> entries is increased to a 4K-sized cache. The patch also doubles the
> number of victim TLB entries.
>
> A few statistics collected from a build benchmark for various cache
> sizes is below:
>
> | TLB bits\vTLB entires | 8 | 16 | 32 |
> | 8 | 952.94(+0.0%) | 929.99(+2.4%) | 919.02(+3.6%) |
> | 10 | 898.92(+5.6%) | 886.13(+7.0%) | 887.03(+6.9%) |
> | 12 | 878.56(+7.8%) | 873.53(+8.3%)* | 875.34(+8.1%) |
>
> The best combination for this workload came out to be 12 bits for the
> TLB and a 16 entry vTLB cache.
You can find the raw data here: http://paste.ubuntu.com/25383585/
Thanks,
--
Pranith