[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 11/24] target/arm: Add isar_feature_{aa64,any}_ras
From: |
Richard Henderson |
Subject: |
[PATCH v2 11/24] target/arm: Add isar_feature_{aa64,any}_ras |
Date: |
Mon, 11 Apr 2022 17:33:13 -0700 |
Add the aa64 predicate for detecting RAS support from id registers.
We already have the aa32 version from the M-profile work.
Add the 'any' predicate for testing both aa64 and aa32.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/arm/cpu.h | 10 ++++++++++
1 file changed, 10 insertions(+)
diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index 9c456ff23a..890001f26b 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -4208,6 +4208,11 @@ static inline bool isar_feature_aa64_aa32_el1(const
ARMISARegisters *id)
return FIELD_EX64(id->id_aa64pfr0, ID_AA64PFR0, EL1) >= 2;
}
+static inline bool isar_feature_aa64_ras(const ARMISARegisters *id)
+{
+ return FIELD_EX64(id->id_aa64pfr0, ID_AA64PFR0, RAS) != 0;
+}
+
static inline bool isar_feature_aa64_sve(const ARMISARegisters *id)
{
return FIELD_EX64(id->id_aa64pfr0, ID_AA64PFR0, SVE) != 0;
@@ -4430,6 +4435,11 @@ static inline bool isar_feature_any_debugv8p2(const
ARMISARegisters *id)
return isar_feature_aa64_debugv8p2(id) || isar_feature_aa32_debugv8p2(id);
}
+static inline bool isar_feature_any_ras(const ARMISARegisters *id)
+{
+ return isar_feature_aa64_ras(id) || isar_feature_aa32_ras(id);
+}
+
/*
* Forward to the above feature tests given an ARMCPU pointer.
*/
--
2.25.1
- [PATCH v2 16/24] target/arm: Enable FEAT_RAS for -cpu max, (continued)
- [PATCH v2 16/24] target/arm: Enable FEAT_RAS for -cpu max, Richard Henderson, 2022/04/11
- [PATCH v2 14/24] target/arm: Implement virtual SError exceptions, Richard Henderson, 2022/04/11
- [PATCH v2 18/24] target/arm: Enable FEAT_CSV2 for -cpu max, Richard Henderson, 2022/04/11
- [PATCH v2 21/24] target/arm: Enable FEAT_CSV3 for -cpu max, Richard Henderson, 2022/04/11
- [PATCH v2 05/24] target/arm: Set ID_DFR0.PerfMon for qemu-system-arm -cpu max, Richard Henderson, 2022/04/11
- [PATCH v2 06/24] target/arm: Split out arm32_max_features, Richard Henderson, 2022/04/11
- [PATCH v2 07/24] target/arm: Annotate arm_max_initfn with FEAT identifiers, Richard Henderson, 2022/04/11
- [PATCH v2 15/24] target/arm: Implement ESB instruction, Richard Henderson, 2022/04/11
- [PATCH v2 09/24] target/arm: Enable FEAT_Debugv8p2 for -cpu max, Richard Henderson, 2022/04/11
- [PATCH v2 12/24] target/arm: Add minimal RAS registers, Richard Henderson, 2022/04/11
- [PATCH v2 11/24] target/arm: Add isar_feature_{aa64,any}_ras,
Richard Henderson <=
- [PATCH v2 24/24] target/arm: Define neoverse-n1, Richard Henderson, 2022/04/11
- [PATCH v2 23/24] target/arm: Define cortex-a76, Richard Henderson, 2022/04/11
- [PATCH v2 20/24] target/arm: Enable FEAT_CSV2_2 for -cpu max, Richard Henderson, 2022/04/11
- [PATCH v2 22/24] target/arm: Enable FEAT_DGH for -cpu max, Richard Henderson, 2022/04/11