[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-devel] [PATCH v7 00/32] target-arm: add Security Extensions for CP

From: Greg Bellows
Subject: [Qemu-devel] [PATCH v7 00/32] target-arm: add Security Extensions for CPUs
Date: Tue, 21 Oct 2014 11:55:12 -0500

Version 7 of the ARM processor security extension (TrustZone) support.
This patchset includes changes to support the processor security extensions
on ARMv7 aarch32 with hooks for later enabling v8 aarch64/32.

Summary of changes from v6 -> v7:
- Fixed comment and commit message issues
- Updated linux-user uses of tpidr*_el to use array version
- Fixed anonymous struct/union issue when building with gcc-4.4

Fabian Aggeler (26):
  target-arm: increase arrays of registers R13 & R14
  target-arm: add arm_is_secure() function
  target-arm: make arm_current_el() return EL3
  target-arm: A32: Emulate the SMC instruction
  target-arm: extend async excp masking
  target-arm: add async excp target_el function
  target-arm: add banked register accessors
  target-arm: add CPREG secure state support
  target-arm: insert AArch32 cpregs twice into hashtable
  target-arm: move AArch32 SCR into security reglist
  target-arm: implement IRQ/FIQ routing to Monitor mode
  target-arm: respect SCR.FW, SCR.AW and SCTLR.NMFI
  target-arm: add NSACR register
  target-arm: add MVBAR support
  target-arm: add SCTLR_EL3 and make SCTLR banked
  target-arm: make CSSELR banked
  target-arm: add TTBR0_EL3 and make TTBR0/1 banked
  target-arm: add TCR_EL3 and make TTBCR banked
  target-arm: make c2_mask and c2_base_mask banked
  target-arm: make DACR banked
  target-arm: make IFSR banked
  target-arm: make DFSR banked
  target-arm: make IFAR/DFAR banked
  target-arm: make PAR banked
  target-arm: make c13 cp regs banked (FCSEIDR, ...)
  target-arm: add cpu feature EL3 to CPUs with Security Extensions

Greg Bellows (3):
  target-arm: rename arm_current_pl to arm_current_el
  target-arm: add secure state bit to CPREG hash
  target-arm: make MAIR0/1 banked

Sergey Fedorov (3):
  target-arm: reject switching to monitor mode
  target-arm: add non-secure Translation Block flag
  target-arm: add SDER definition

 hw/arm/pxa2xx.c                 |   8 +-
 linux-user/aarch64/target_cpu.h |   2 +-
 linux-user/arm/target_cpu.h     |   2 +-
 linux-user/main.c               |  72 ++--
 target-arm/cpu.c                |  11 +-
 target-arm/cpu.h                | 531 ++++++++++++++++++++++++----
 target-arm/helper-a64.c         |   6 +-
 target-arm/helper.c             | 742 ++++++++++++++++++++++++++++++----------
 target-arm/internals.h          |   4 +-
 target-arm/machine.c            |   4 +-
 target-arm/op_helper.c          |  21 +-
 target-arm/translate-a64.c      |  16 +-
 target-arm/translate.c          |  21 +-
 target-arm/translate.h          |   5 +-
 14 files changed, 1122 insertions(+), 323 deletions(-)


reply via email to

[Prev in Thread] Current Thread [Next in Thread]