[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PULL 0/7] target-mips queue
From: |
Leon Alrae |
Subject: |
[Qemu-devel] [PULL 0/7] target-mips queue |
Date: |
Fri, 7 Nov 2014 16:56:02 +0000 |
Hi,
A bunch of bug fixes for 2.2, please pull.
Thanks,
Leon
Cc: Peter Maydell <address@hidden>
Cc: Aurelien Jarno <address@hidden>
The following changes since commit 6e76d125f244e10676b917208f2a074729820246:
Update version for v2.2.0-rc0 release (2014-11-05 15:21:04 +0000)
are available in the git repository at:
git://github.com/lalrae/qemu.git tags/mips-20141107
for you to fetch changes up to cb269f273fdbdb26ddb1cba4a0fe2249418a8e77:
target-mips: fix multiple TCG registers covering same data (2014-11-07
14:15:28 +0000)
----------------------------------------------------------------
MIPS patches 2014-11-07
Changes:
* bug fixes
----------------------------------------------------------------
Leon Alrae (1):
target-mips: fix for missing delay slot in BC1EQZ and BC1NEZ
Maciej W. Rozycki (5):
mips: Remove CONFIG_VT82C686 from non-Fulong configs
mips: Respect CP0.Status.CU1 for microMIPS FP branches
mips: Add macros for CP0.Config3 and CP0.Config4 bits
mips: Set the CP0.Config3.DSP and CP0.Config3.DSP2P bits
mips: Ensure PC update with MTC0 single-stepping
Yongbok Kim (1):
target-mips: fix multiple TCG registers covering same data
default-configs/mips-softmmu.mak | 1 -
default-configs/mips64-softmmu.mak | 1 -
default-configs/mipsel-softmmu.mak | 1 -
target-mips/cpu.h | 13 +++++++++++++
target-mips/translate.c | 20 ++++++++++++--------
target-mips/translate_init.c | 8 +++++---
6 files changed, 30 insertions(+), 14 deletions(-)
- [Qemu-devel] [PULL 0/7] target-mips queue,
Leon Alrae <=
- [Qemu-devel] [PULL 1/7] mips: Remove CONFIG_VT82C686 from non-Fulong configs, Leon Alrae, 2014/11/07
- [Qemu-devel] [PULL 2/7] mips: Respect CP0.Status.CU1 for microMIPS FP branches, Leon Alrae, 2014/11/07
- [Qemu-devel] [PULL 3/7] mips: Add macros for CP0.Config3 and CP0.Config4 bits, Leon Alrae, 2014/11/07
- [Qemu-devel] [PULL 4/7] mips: Set the CP0.Config3.DSP and CP0.Config3.DSP2P bits, Leon Alrae, 2014/11/07
- [Qemu-devel] [PULL 7/7] target-mips: fix multiple TCG registers covering same data, Leon Alrae, 2014/11/07
- [Qemu-devel] [PULL 6/7] mips: Ensure PC update with MTC0 single-stepping, Leon Alrae, 2014/11/07
- [Qemu-devel] [PULL 5/7] target-mips: fix for missing delay slot in BC1EQZ and BC1NEZ, Leon Alrae, 2014/11/07
- Re: [Qemu-devel] [PULL 0/7] target-mips queue, Peter Maydell, 2014/11/10