[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-devel] ARM invalid co-processor register

From: Peter Maydell
Subject: Re: [Qemu-devel] ARM invalid co-processor register
Date: Wed, 25 May 2016 13:35:38 +0100

On 25 May 2016 at 13:33, Karthik <address@hidden> wrote:
> Does the qemu implements cache emulation?
> I did see some comments saying otherwise.

No, we don't emulate functional caches. This means that all
the operations for "flush cache" etc can be no-ops. They
do still have to actually exist and not UNDEF, though.

-- PMM

reply via email to

[Prev in Thread] Current Thread [Next in Thread]