[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH v7 07/23] RISC-V GDB Stub
From: |
Michael Clark |
Subject: |
[Qemu-devel] [PATCH v7 07/23] RISC-V GDB Stub |
Date: |
Tue, 27 Feb 2018 11:17:44 +1300 |
GDB Register read and write routines.
Reviewed-by: Richard Henderson <address@hidden>
Signed-off-by: Michael Clark <address@hidden>
---
target/riscv/gdbstub.c | 62 ++++++++++++++++++++++++++++++++++++++++++++++++++
1 file changed, 62 insertions(+)
create mode 100644 target/riscv/gdbstub.c
diff --git a/target/riscv/gdbstub.c b/target/riscv/gdbstub.c
new file mode 100644
index 0000000..4f919b6
--- /dev/null
+++ b/target/riscv/gdbstub.c
@@ -0,0 +1,62 @@
+/*
+ * RISC-V GDB Server Stub
+ *
+ * Copyright (c) 2016-2017 Sagar Karandikar, address@hidden
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms and conditions of the GNU General Public License,
+ * version 2 or later, as published by the Free Software Foundation.
+ *
+ * This program is distributed in the hope it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
+ * more details.
+ *
+ * You should have received a copy of the GNU General Public License along with
+ * this program. If not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "qemu/osdep.h"
+#include "qemu-common.h"
+#include "exec/gdbstub.h"
+#include "cpu.h"
+
+int riscv_cpu_gdb_read_register(CPUState *cs, uint8_t *mem_buf, int n)
+{
+ RISCVCPU *cpu = RISCV_CPU(cs);
+ CPURISCVState *env = &cpu->env;
+
+ if (n < 32) {
+ return gdb_get_regl(mem_buf, env->gpr[n]);
+ } else if (n == 32) {
+ return gdb_get_regl(mem_buf, env->pc);
+ } else if (n < 65) {
+ return gdb_get_reg64(mem_buf, env->fpr[n - 33]);
+ } else if (n < 4096 + 65) {
+ return gdb_get_regl(mem_buf, csr_read_helper(env, n - 65));
+ }
+ return 0;
+}
+
+int riscv_cpu_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
+{
+ RISCVCPU *cpu = RISCV_CPU(cs);
+ CPURISCVState *env = &cpu->env;
+
+ if (n == 0) {
+ /* discard writes to x0 */
+ return sizeof(target_ulong);
+ } else if (n < 32) {
+ env->gpr[n] = ldtul_p(mem_buf);
+ return sizeof(target_ulong);
+ } else if (n == 32) {
+ env->pc = ldtul_p(mem_buf);
+ return sizeof(target_ulong);
+ } else if (n < 65) {
+ env->fpr[n - 33] = ldq_p(mem_buf); /* always 64-bit */
+ return sizeof(uint64_t);
+ } else if (n < 4096 + 65) {
+ csr_write_helper(env, ldtul_p(mem_buf), n - 65);
+ }
+ return 0;
+}
--
2.7.0
- [Qemu-devel] [PATCH v7 00/23] RISC-V QEMU Port Submission, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 01/23] RISC-V Maintainers, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 02/23] RISC-V ELF Machine Definition, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 03/23] RISC-V CPU Core Definition, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 06/23] RISC-V FPU Support, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 07/23] RISC-V GDB Stub,
Michael Clark <=
- [Qemu-devel] [PATCH v7 05/23] RISC-V CPU Helpers, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 04/23] RISC-V Disassembler, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 09/23] RISC-V Physical Memory Protection, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 08/23] RISC-V TCG Code Generation, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 10/23] RISC-V Linux User Emulation, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 11/23] Add symbol table callback interface to load_elf, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 12/23] RISC-V HTIF Console, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 13/23] RISC-V HART Array, Michael Clark, 2018/02/26
- [Qemu-devel] [PATCH v7 14/23] SiFive RISC-V CLINT Block, Michael Clark, 2018/02/26