[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 00/40] target/arm: Implement ARMv8.1-VHE
From: |
Richard Henderson |
Subject: |
[PATCH v4 00/40] target/arm: Implement ARMv8.1-VHE |
Date: |
Mon, 2 Dec 2019 18:28:57 -0800 |
Version 3 was posted back in August. Though quite a lot has changed
and perhaps there's no use in comparing. I haven't done a list.
Against master, it is the first version that can actually boot a
nested kernel under kvm, so that's certainly a change for the better.
It's not even particularly slow. With both outer and nested kernel
using a minimal busybox initrd, the outer kernel boots in 4.0 seconds
and the nested kernel boots in 6.7 seconds.
r~
Alex Bennée (1):
target/arm: check TGE and E2H flags for EL0 pauth traps
Richard Henderson (39):
target/arm: Define isar_feature_aa64_vh
target/arm: Enable HCR_E2H for VHE
target/arm: Add CONTEXTIDR_EL2
target/arm: Add TTBR1_EL2
target/arm: Update CNTVCT_EL0 for VHE
target/arm: Split out vae1_tlbmask, vmalle1_tlbmask
target/arm: Simplify tlb_force_broadcast alternatives
target/arm: Rename ARMMMUIdx*_S12NSE* to ARMMMUIdx*_E10_*
target/arm: Rename ARMMMUIdx_S2NS to ARMMMUIdx_Stage2
target/arm: Rename ARMMMUIdx_S1NSE* to ARMMMUIdx_Stage1_E*
target/arm: Rename ARMMMUIdx_S1SE* to ARMMMUIdx_SE*
target/arm: Rename ARMMMUIdx*_S1E3 to ARMMMUIdx*_SE3
target/arm: Rename ARMMMUIdx_S1E2 to ARMMMUIdx_E2
target/arm: Recover 4 bits from TBFLAGs
target/arm: Expand TBFLAG_ANY.MMUIDX to 4 bits
target/arm: Rearrange ARMMMUIdxBit
target/arm: Tidy ARMMMUIdx m-profile definitions
target/arm: Reorganize ARMMMUIdx
target/arm: Add regime_has_2_ranges
target/arm: Update arm_mmu_idx for VHE
target/arm: Update arm_sctlr for VHE
target/arm: Update aa64_zva_access for EL2
target/arm: Update ctr_el0_access for EL2
target/arm: Add the hypervisor virtual counter
target/arm: Update timer access for VHE
target/arm: Update define_one_arm_cp_reg_with_opaque for VHE
target/arm: Add VHE system register redirection and aliasing
target/arm: Add VHE timer register redirection and aliasing
target/arm: Flush tlb for ASID changes in EL2&0 translation regime
target/arm: Flush tlbs for E2&0 translation regime
target/arm: Update arm_phys_excp_target_el for TGE
target/arm: Update {fp,sve}_exception_el for VHE
target/arm: Update get_a64_user_mem_index for VHE
target/arm: Update arm_cpu_do_interrupt_aarch64 for VHE
target/arm: Enable ARMv8.1-VHE in -cpu max
target/arm: Move arm_excp_unmasked to cpu.c
target/arm: Pass more cpu state to arm_excp_unmasked
target/arm: Use bool for unmasked in arm_excp_unmasked
target/arm: Raise only one interrupt in arm_cpu_exec_interrupt
target/arm/cpu-param.h | 2 +-
target/arm/cpu-qom.h | 1 +
target/arm/cpu.h | 434 +++++--------
target/arm/internals.h | 71 ++-
target/arm/translate.h | 4 +-
target/arm/cpu.c | 161 ++++-
target/arm/cpu64.c | 1 +
target/arm/debug_helper.c | 50 +-
target/arm/helper-a64.c | 2 +-
target/arm/helper.c | 1219 +++++++++++++++++++++++++++---------
target/arm/pauth_helper.c | 14 +-
target/arm/translate-a64.c | 47 +-
target/arm/translate.c | 73 ++-
13 files changed, 1397 insertions(+), 682 deletions(-)
--
2.17.1
- [PATCH v4 00/40] target/arm: Implement ARMv8.1-VHE,
Richard Henderson <=
- [PATCH v4 01/40] target/arm: Define isar_feature_aa64_vh, Richard Henderson, 2019/12/02
- [PATCH v4 02/40] target/arm: Enable HCR_E2H for VHE, Richard Henderson, 2019/12/02
- [PATCH v4 03/40] target/arm: Add CONTEXTIDR_EL2, Richard Henderson, 2019/12/02
- [PATCH v4 04/40] target/arm: Add TTBR1_EL2, Richard Henderson, 2019/12/02
- [PATCH v4 05/40] target/arm: Update CNTVCT_EL0 for VHE, Richard Henderson, 2019/12/02
- [PATCH v4 06/40] target/arm: Split out vae1_tlbmask, vmalle1_tlbmask, Richard Henderson, 2019/12/02
- [PATCH v4 11/40] target/arm: Rename ARMMMUIdx_S1SE* to ARMMMUIdx_SE*, Richard Henderson, 2019/12/02