[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[RFC PATCH v5 08/33] Hexagon (target/hexagon) GDB Stub
From: |
Taylor Simpson |
Subject: |
[RFC PATCH v5 08/33] Hexagon (target/hexagon) GDB Stub |
Date: |
Thu, 29 Oct 2020 19:08:14 -0500 |
GDB register read and write routines
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
target/hexagon/internal.h | 3 +++
target/hexagon/cpu.c | 2 ++
target/hexagon/gdbstub.c | 47 +++++++++++++++++++++++++++++++++++++++++++++++
3 files changed, 52 insertions(+)
create mode 100644 target/hexagon/gdbstub.c
diff --git a/target/hexagon/internal.h b/target/hexagon/internal.h
index 327bad9..961318a 100644
--- a/target/hexagon/internal.h
+++ b/target/hexagon/internal.h
@@ -29,6 +29,9 @@
} \
} while (0)
+extern int hexagon_gdb_read_register(CPUState *cpu, GByteArray *buf, int reg);
+extern int hexagon_gdb_write_register(CPUState *cpu, uint8_t *buf, int reg);
+
extern void hexagon_debug(CPUHexagonState *env);
extern const char * const hexagon_regnames[TOTAL_PER_THREAD_REGS];
diff --git a/target/hexagon/cpu.c b/target/hexagon/cpu.c
index 5e0da3f..32aa982 100644
--- a/target/hexagon/cpu.c
+++ b/target/hexagon/cpu.c
@@ -280,6 +280,8 @@ static void hexagon_cpu_class_init(ObjectClass *c, void
*data)
cc->dump_state = hexagon_dump_state;
cc->set_pc = hexagon_cpu_set_pc;
cc->synchronize_from_tb = hexagon_cpu_synchronize_from_tb;
+ cc->gdb_read_register = hexagon_gdb_read_register;
+ cc->gdb_write_register = hexagon_gdb_write_register;
cc->gdb_num_core_regs = TOTAL_PER_THREAD_REGS;
cc->gdb_stop_before_watchpoint = true;
cc->disas_set_info = hexagon_cpu_disas_set_info;
diff --git a/target/hexagon/gdbstub.c b/target/hexagon/gdbstub.c
new file mode 100644
index 0000000..e8c10b2
--- /dev/null
+++ b/target/hexagon/gdbstub.c
@@ -0,0 +1,47 @@
+/*
+ * Copyright(c) 2019-2020 Qualcomm Innovation Center, Inc. All Rights
Reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#include "qemu/osdep.h"
+#include "qemu-common.h"
+#include "exec/gdbstub.h"
+#include "cpu.h"
+#include "internal.h"
+
+int hexagon_gdb_read_register(CPUState *cs, GByteArray *mem_buf, int n)
+{
+ HexagonCPU *cpu = HEXAGON_CPU(cs);
+ CPUHexagonState *env = &cpu->env;
+
+ if (n < TOTAL_PER_THREAD_REGS) {
+ return gdb_get_regl(mem_buf, env->gpr[n]);
+ }
+
+ g_assert_not_reached();
+}
+
+int hexagon_gdb_write_register(CPUState *cs, uint8_t *mem_buf, int n)
+{
+ HexagonCPU *cpu = HEXAGON_CPU(cs);
+ CPUHexagonState *env = &cpu->env;
+
+ if (n < TOTAL_PER_THREAD_REGS) {
+ env->gpr[n] = ldtul_p(mem_buf);
+ return sizeof(target_ulong);
+ }
+
+ g_assert_not_reached();
+}
--
2.7.4
- [RFC PATCH v5 06/33] Hexagon (target/hexagon) register names, (continued)
- [RFC PATCH v5 06/33] Hexagon (target/hexagon) register names, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 09/33] Hexagon (target/hexagon) architecture types, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 10/33] Hexagon (target/hexagon) instruction and packet types, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 14/33] Hexagon (target/hexagon) instruction printing, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 11/33] Hexagon (target/hexagon) register fields, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 13/33] Hexagon (target/hexagon) instruction/packet decode, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 15/33] Hexagon (target/hexagon/arch.[ch]) utility functions, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 12/33] Hexagon (target/hexagon) instruction attributes, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 17/33] Hexagon (target/hexagon/fma_emu.[ch]) utility functions, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 20/33] Hexagon (target/hexagon) generator phase 2 - generate header files, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 08/33] Hexagon (target/hexagon) GDB Stub,
Taylor Simpson <=
- [RFC PATCH v5 16/33] Hexagon (target/hexagon/conv_emu.[ch]) utility functions, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 21/33] Hexagon (target/hexagon) generator phase 3 - C preprocessor for decode tree, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 07/33] Hexagon (target/hexagon) scalar core helpers, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 25/33] Hexagon (target/hexagon) instruction classes, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 31/33] Hexagon (tests/tcg/hexagon) TCG tests, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 18/33] Hexagon (target/hexagon/imported) arch import, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 19/33] Hexagon (target/hexagon) generator phase 1 - C preprocessor for semantics, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 23/33] Hexagon (target/hexagon) opcode data structures, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 22/33] Hexagon (target/hexagon) generater phase 4 - decode tree, Taylor Simpson, 2020/10/29
- [RFC PATCH v5 24/33] Hexagon (target/hexagon) macros, Taylor Simpson, 2020/10/29