[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 15/26] Hexagon (target/hexagon) move QEMU_GENERATE to only be
From: |
Taylor Simpson |
Subject: |
[PATCH v4 15/26] Hexagon (target/hexagon) move QEMU_GENERATE to only be on during macros.h |
Date: |
Thu, 8 Apr 2021 20:07:43 -0500 |
Suggested-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Taylor Simpson <tsimpson@quicinc.com>
---
target/hexagon/genptr.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/target/hexagon/genptr.c b/target/hexagon/genptr.c
index 6b74344..b87e264 100644
--- a/target/hexagon/genptr.c
+++ b/target/hexagon/genptr.c
@@ -15,7 +15,6 @@
* along with this program; if not, see <http://www.gnu.org/licenses/>.
*/
-#define QEMU_GENERATE
#include "qemu/osdep.h"
#include "qemu/log.h"
#include "cpu.h"
@@ -24,7 +23,9 @@
#include "insn.h"
#include "opcodes.h"
#include "translate.h"
+#define QEMU_GENERATE /* Used internally by macros.h */
#include "macros.h"
+#undef QEMU_GENERATE
#include "gen_tcg.h"
static inline TCGv gen_read_preg(TCGv pred, uint8_t num)
--
2.7.4
- [PATCH v4 02/26] Hexagon (target/hexagon) cleanup gen_log_predicated_reg_write_pair, (continued)
- [PATCH v4 02/26] Hexagon (target/hexagon) cleanup gen_log_predicated_reg_write_pair, Taylor Simpson, 2021/04/08
- [PATCH v4 16/26] Hexagon (target/hexagon) compile all debug code, Taylor Simpson, 2021/04/08
- [PATCH v4 08/26] Hexagon (target/hexagon) remove unused carry_from_add64 function, Taylor Simpson, 2021/04/08
- [PATCH v4 03/26] Hexagon (target/hexagon) remove unnecessary inline directives, Taylor Simpson, 2021/04/08
- [PATCH v4 11/26] Hexagon (target/hexagon) replace float32_mul_pow2 with float32_scalbn, Taylor Simpson, 2021/04/08
- [PATCH v4 13/26] Hexagon (target/hexagon) cleanup ternary operators in semantics, Taylor Simpson, 2021/04/08
- [PATCH v4 12/26] Hexagon (target/hexagon) use softfloat for float-to-int conversions, Taylor Simpson, 2021/04/08
- [PATCH v4 18/26] Hexagon (target/hexagon) add F2_sfinvsqrta, Taylor Simpson, 2021/04/08
- [PATCH v4 14/26] Hexagon (target/hexagon) cleanup reg_field_info definition, Taylor Simpson, 2021/04/08
- [PATCH v4 19/26] Hexagon (target/hexagon) add A5_ACS (vacsh), Taylor Simpson, 2021/04/08
- [PATCH v4 15/26] Hexagon (target/hexagon) move QEMU_GENERATE to only be on during macros.h,
Taylor Simpson <=
- [PATCH v4 17/26] Hexagon (target/hexagon) add F2_sfrecipa instruction, Taylor Simpson, 2021/04/08
- [PATCH v4 24/26] Hexagon (target/hexagon) load and unpack bytes instructions, Taylor Simpson, 2021/04/08
- [PATCH v4 23/26] Hexagon (target/hexagon) bit reverse (brev) addressing, Taylor Simpson, 2021/04/08
- [PATCH v4 22/26] Hexagon (target/hexagon) circular addressing, Taylor Simpson, 2021/04/08
- [PATCH v4 21/26] Hexagon (target/hexagon) add A4_addp_c/A4_subp_c, Taylor Simpson, 2021/04/08
- [PATCH v4 26/26] Hexagon (target/hexagon) CABAC decode bin, Taylor Simpson, 2021/04/08
- [PATCH v4 20/26] Hexagon (target/hexagon) add A6_vminub_RdP, Taylor Simpson, 2021/04/08
- [PATCH v4 25/26] Hexagon (target/hexagon) load into shifted register instructions, Taylor Simpson, 2021/04/08
- [PATCH v4 05/26] Hexagon (target/hexagon) properly generate TB end for DISAS_NORETURN, Taylor Simpson, 2021/04/08
- Re: [PATCH v4 00/26] Hexagon (target/hexagon) update, Richard Henderson, 2021/04/27