[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 07/48] target/ppc: Move SPR_DSISR setting to powerpc_excp
From: |
Richard Henderson |
Subject: |
[PATCH v4 07/48] target/ppc: Move SPR_DSISR setting to powerpc_excp |
Date: |
Tue, 12 Oct 2021 19:45:26 -0700 |
By doing this while sending the exception, we will have already
done the unwinding, which makes the ppc_cpu_do_unaligned_access
code a bit cleaner.
Update the comment about the expected instruction format.
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
---
target/ppc/excp_helper.c | 21 +++++++++------------
1 file changed, 9 insertions(+), 12 deletions(-)
diff --git a/target/ppc/excp_helper.c b/target/ppc/excp_helper.c
index b7d1767920..88a8de4b80 100644
--- a/target/ppc/excp_helper.c
+++ b/target/ppc/excp_helper.c
@@ -454,13 +454,15 @@ static inline void powerpc_excp(PowerPCCPU *cpu, int
excp_model, int excp)
break;
}
case POWERPC_EXCP_ALIGN: /* Alignment exception */
- /* Get rS/rD and rA from faulting opcode */
/*
- * Note: the opcode fields will not be set properly for a
- * direct store load/store, but nobody cares as nobody
- * actually uses direct store segments.
+ * Get rS/rD and rA from faulting opcode.
+ * Note: We will only invoke ALIGN for atomic operations,
+ * so all instructions are X-form.
*/
- env->spr[SPR_DSISR] |= (env->error_code & 0x03FF0000) >> 16;
+ {
+ uint32_t insn = cpu_ldl_code(env, env->nip);
+ env->spr[SPR_DSISR] |= (insn & 0x03FF0000) >> 16;
+ }
break;
case POWERPC_EXCP_PROGRAM: /* Program exception */
switch (env->error_code & ~0xF) {
@@ -1462,14 +1464,9 @@ void ppc_cpu_do_unaligned_access(CPUState *cs, vaddr
vaddr,
int mmu_idx, uintptr_t retaddr)
{
CPUPPCState *env = cs->env_ptr;
- uint32_t insn;
-
- /* Restore state and reload the insn we executed, for filling in DSISR. */
- cpu_restore_state(cs, retaddr, true);
- insn = cpu_ldl_code(env, env->nip);
cs->exception_index = POWERPC_EXCP_ALIGN;
- env->error_code = insn & 0x03FF0000;
- cpu_loop_exit(cs);
+ env->error_code = 0;
+ cpu_loop_exit_restore(cs, retaddr);
}
#endif
--
2.25.1
- [PATCH v4 00/48], Richard Henderson, 2021/10/12
- [PATCH v4 03/48] linux-user/alpha: Remove EXCP_UNALIGN handling, Richard Henderson, 2021/10/12
- [PATCH v4 04/48] target/arm: Implement arm_cpu_record_sigbus, Richard Henderson, 2021/10/12
- [PATCH v4 01/48] hw/core: Add TCGCPUOps.record_sigbus, Richard Henderson, 2021/10/12
- [PATCH v4 02/48] linux-user: Add cpu_loop_exit_sigbus, Richard Henderson, 2021/10/12
- [PATCH v4 05/48] linux-user/hppa: Remove EXCP_UNALIGN handling, Richard Henderson, 2021/10/12
- [PATCH v4 06/48] target/microblaze: Do not set MO_ALIGN for user-only, Richard Henderson, 2021/10/12
- [PATCH v4 11/48] linux-user/hppa: Remove POWERPC_EXCP_ALIGN handling, Richard Henderson, 2021/10/12
- [PATCH v4 12/48] target/sh4: Set fault address in superh_cpu_do_unaligned_access, Richard Henderson, 2021/10/12
- [PATCH v4 07/48] target/ppc: Move SPR_DSISR setting to powerpc_excp,
Richard Henderson <=
- [PATCH v4 08/48] target/ppc: Set fault address in ppc_cpu_do_unaligned_access, Richard Henderson, 2021/10/12
- [PATCH v4 09/48] target/ppc: Restrict ppc_cpu_do_unaligned_access to sysemu, Richard Henderson, 2021/10/12
- [PATCH v4 10/48] target/s390x: Implement s390x_cpu_record_sigbus, Richard Henderson, 2021/10/12
- [PATCH v4 13/48] target/sparc: Remove DEBUG_UNALIGNED, Richard Henderson, 2021/10/12
- [PATCH v4 14/48] target/sparc: Split out build_sfsr, Richard Henderson, 2021/10/12
- [PATCH v4 15/48] target/sparc: Set fault address in sparc_cpu_do_unaligned_access, Richard Henderson, 2021/10/12
- [PATCH v4 16/48] accel/tcg: Report unaligned atomics for user-only, Richard Henderson, 2021/10/12
- [PATCH v4 18/48] target/i386: Use MO_128 for 16 byte atomics, Richard Henderson, 2021/10/12
- [PATCH v4 17/48] target/arm: Use MO_128 for 16 byte atomics, Richard Henderson, 2021/10/12