qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [RFC PATCH v2 02/30] target/loongarch: Add CSR registers definition


From: Richard Henderson
Subject: Re: [RFC PATCH v2 02/30] target/loongarch: Add CSR registers definition
Date: Thu, 11 Nov 2021 14:33:17 +0100
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.13.0

On 11/11/21 2:35 AM, Xiaojuan Yang wrote:
@@ -179,12 +181,22 @@ static void loongarch_cpu_reset(DeviceState *dev)
      LoongArchCPU *cpu = LOONGARCH_CPU(cs);
      LoongArchCPUClass *lacc = LOONGARCH_CPU_GET_CLASS(cpu);
      CPULoongArchState *env = &cpu->env;
+    uint64_t data;
lacc->parent_reset(dev); env->fcsr0_mask = 0x1f1f031f;
      env->fcsr0 = 0x0;
+ /* Set direct mapping mode after reset */
+    data = FIELD_DP64(0, CSR_CRMD, PLV, 0);
+    data = FIELD_DP64(data, CSR_CRMD, IE, 0);
+    data = FIELD_DP64(data, CSR_CRMD, DA, 1);
+    data = FIELD_DP64(data, CSR_CRMD, PG, 0);
+    data = FIELD_DP64(data, CSR_CRMD, DATF, 1);
+    data = FIELD_DP64(data, CSR_CRMD, DATM, 1);
+    env->CSR_CRMD = data;

This is not all that is listed in 6.3 Reset.


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]