qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 1/5] RISC-V: larger and more consistent register set for '


From: Richard Henderson
Subject: Re: [PATCH v2 1/5] RISC-V: larger and more consistent register set for 'info registers'
Date: Tue, 4 Jan 2022 12:57:26 -0800
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.14.0

On 1/4/22 7:51 AM, Konrad Schwarz wrote:
          static const int dump_csrs[] = {
+
+#  if 0
+            CSR_USTATUS,
+            CSR_UIE,
+            CSR_UTVEC,

Adding huge sections of #if 0 code is not acceptable.


r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]