qemu-devel
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 4/7] target/riscv: access cfg structure through DisasConte


From: Richard Henderson
Subject: Re: [PATCH v3 4/7] target/riscv: access cfg structure through DisasContext
Date: Mon, 31 Jan 2022 07:54:28 +1100
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:91.0) Gecko/20100101 Thunderbird/91.5.0

On 1/29/22 01:56, Philipp Tomsich wrote:
The Zb[abcs] support code still uses the RISCV_CPU macros to access
the configuration information (i.e., check whether an extension is
available/enabled).  Now that we provide this information directly
from DisasContext, we can access this directly via the cfg_ptr field.

Signed-off-by: Philipp Tomsich<philipp.tomsich@vrull.eu>
Suggested-by: Richard Henderson<richard.henderson@linaro.org>

---

Changes in v3:
- (new patch) change Zb[abcs] implementation to use cfg_ptr (copied
   into DisasContext) instead of going throuhg RISCV_CPU

  target/riscv/insn_trans/trans_rvb.c.inc | 8 ++++----
  1 file changed, 4 insertions(+), 4 deletions(-)

Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~



reply via email to

[Prev in Thread] Current Thread [Next in Thread]