[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 7/7] target/riscv: add a MAINTAINERS entry for XVentanaCondOps
From: |
Philipp Tomsich |
Subject: |
[PATCH v4 7/7] target/riscv: add a MAINTAINERS entry for XVentanaCondOps |
Date: |
Mon, 31 Jan 2022 00:57:59 +0100 |
The XVentanaCondOps extension is supported by VRULL on behalf of the
Ventana Micro. Add myself as a point-of-contact.
Signed-off-by: Philipp Tomsich <philipp.tomsich@vrull.eu>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
(no changes since v3)
Changes in v3:
- add a MAINTAINERS entry for XVentanaCondOps
MAINTAINERS | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/MAINTAINERS b/MAINTAINERS
index b43344fa98..2e0b2ae947 100644
--- a/MAINTAINERS
+++ b/MAINTAINERS
@@ -286,6 +286,13 @@ F: include/hw/riscv/
F: linux-user/host/riscv32/
F: linux-user/host/riscv64/
+RISC-V XVentanaCondOps extension
+M: Philipp Tomsich <philipp.tomsich@vrull.eu>
+L: qemu-riscv@nongnu.org
+S: Supported
+F: target/riscv/XVentanaCondOps.decode
+F: target/riscv/insn_trans/trans_xventanacondops.c.inc
+
RENESAS RX CPUs
R: Yoshinori Sato <ysato@users.sourceforge.jp>
S: Orphan
--
2.33.1
- [PATCH v4 0/7] target/riscv: Add XVentanaCondOps and supporting infrastructure changes, Philipp Tomsich, 2022/01/30
- [PATCH v4 4/7] target/riscv: access cfg structure through DisasContext, Philipp Tomsich, 2022/01/30
- [PATCH v4 2/7] target/riscv: riscv_tr_init_disas_context: copy pointer-to-cfg into cfg_ptr, Philipp Tomsich, 2022/01/30
- [PATCH v4 3/7] target/riscv: access configuration through cfg_ptr in DisasContext, Philipp Tomsich, 2022/01/30
- [PATCH v4 5/7] target/riscv: iterate over a table of decoders, Philipp Tomsich, 2022/01/30
- [PATCH v4 6/7] target/riscv: Add XVentanaCondOps custom extension, Philipp Tomsich, 2022/01/30
- [PATCH v4 1/7] target/riscv: refactor (anonymous struct) RISCVCPU.cfg into 'struct RISCVCPUConfig', Philipp Tomsich, 2022/01/30
- [PATCH v4 7/7] target/riscv: add a MAINTAINERS entry for XVentanaCondOps,
Philipp Tomsich <=
- Re: [PATCH v4 0/7] target/riscv: Add XVentanaCondOps and supporting infrastructure changes, Richard Henderson, 2022/01/31