[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Qemu-ppc] Regression in ppc-softmmu when running HelenOS

From: Mark Cave-Ayland
Subject: Re: [Qemu-ppc] Regression in ppc-softmmu when running HelenOS
Date: Wed, 14 Mar 2012 02:46:02 +0000
User-agent: Mozilla/5.0 (X11; U; Linux x86_64; en-US; rv: Gecko/20120207 Icedove/3.0.11

On 14/03/12 02:22, Alexander Graf wrote:

2. Bits 33:36 and 42:47 of SRR1 or HSRR1 are
loaded with information specific to the interrupt

- These bits are not relevant on PPC32 since MSR is only 32-bit.

PowerPC begins counting with the most significant bit, so they are in the 
32-bit range.

But I thought that the QEMU order was the reverse as given in the specification? For example, on p.735 describing the MSR, the SF (Sixty Four) bit flag is described as bit 0, where as in target-ppc/cpu.h MSR_SF is given as 63.



reply via email to

[Prev in Thread] Current Thread [Next in Thread]