[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v6 6/6] target/riscv: Use a smaller guess size for no-MMU PMP
From: |
Alistair Francis |
Subject: |
[PATCH v6 6/6] target/riscv: Use a smaller guess size for no-MMU PMP |
Date: |
Wed, 10 Jun 2020 15:12:25 -0700 |
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: Bin Meng <bin.meng@windriver.com>
---
target/riscv/pmp.c | 14 +++++++++-----
1 file changed, 9 insertions(+), 5 deletions(-)
diff --git a/target/riscv/pmp.c b/target/riscv/pmp.c
index 0e6b640fbd..9418660f1b 100644
--- a/target/riscv/pmp.c
+++ b/target/riscv/pmp.c
@@ -233,12 +233,16 @@ bool pmp_hart_has_privs(CPURISCVState *env, target_ulong
addr,
return true;
}
- /*
- * if size is unknown (0), assume that all bytes
- * from addr to the end of the page will be accessed.
- */
if (size == 0) {
- pmp_size = -(addr | TARGET_PAGE_MASK);
+ if (riscv_feature(env, RISCV_FEATURE_MMU)) {
+ /*
+ * If size is unknown (0), assume that all bytes
+ * from addr to the end of the page will be accessed.
+ */
+ pmp_size = -(addr | TARGET_PAGE_MASK);
+ } else {
+ pmp_size = sizeof(target_ulong);
+ }
} else {
pmp_size = size;
}
--
2.26.2
- [PATCH v6 0/6] RISC-V Add the OpenTitan Machine, Alistair Francis, 2020/06/10
- [PATCH v6 1/6] riscv/opentitan: Fix the ROM size, Alistair Francis, 2020/06/10
- [PATCH v6 2/6] hw/char: Initial commit of Ibex UART, Alistair Francis, 2020/06/10
- [PATCH v6 3/6] hw/intc: Initial commit of lowRISC Ibex PLIC, Alistair Francis, 2020/06/10
- [PATCH v6 4/6] riscv/opentitan: Connect the PLIC device, Alistair Francis, 2020/06/10
- [PATCH v6 5/6] riscv/opentitan: Connect the UART device, Alistair Francis, 2020/06/10
- [PATCH v6 6/6] target/riscv: Use a smaller guess size for no-MMU PMP,
Alistair Francis <=