[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH v6 11/15] target/riscv: Adjust trans_rev8_32 for riscv64

From: Richard Henderson
Subject: [PATCH v6 11/15] target/riscv: Adjust trans_rev8_32 for riscv64
Date: Tue, 19 Oct 2021 20:17:05 -0700

When target_long is 64-bit, we still want a 32-bit bswap for rev8.
Since this opcode is specific to RV32, we need not conditionalize.

Acked-by: Alistair Francis <alistair.francis@wdc.com>
Reviewed-by: LIU Zhiwei <zhiwei_liu@c-sky.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
 target/riscv/insn_trans/trans_rvb.c.inc | 7 ++++++-
 1 file changed, 6 insertions(+), 1 deletion(-)

diff --git a/target/riscv/insn_trans/trans_rvb.c.inc 
index 9ef8ab94ad..d6f9e9fc83 100644
--- a/target/riscv/insn_trans/trans_rvb.c.inc
+++ b/target/riscv/insn_trans/trans_rvb.c.inc
@@ -232,11 +232,16 @@ static bool trans_rol(DisasContext *ctx, arg_rol *a)
     return gen_shift(ctx, a, EXT_NONE, tcg_gen_rotl_tl);
+static void gen_rev8_32(TCGv ret, TCGv src1)
+    tcg_gen_bswap32_tl(ret, src1, TCG_BSWAP_OS);
 static bool trans_rev8_32(DisasContext *ctx, arg_rev8_32 *a)
-    return gen_unary(ctx, a, EXT_NONE, tcg_gen_bswap_tl);
+    return gen_unary(ctx, a, EXT_NONE, gen_rev8_32);
 static bool trans_rev8_64(DisasContext *ctx, arg_rev8_64 *a)

reply via email to

[Prev in Thread] Current Thread [Next in Thread]