Re: [PATCH v3 05/15] target/riscv: Remove shift-one instructions (propos

qemu-devel

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 05/15] target/riscv: Remove shift-one instructions (propos

From:	Richard Henderson
Subject:	Re: [PATCH v3 05/15] target/riscv: Remove shift-one instructions (proposed Zbo in pre-0.93 draft-B)
Date:	Mon, 23 Aug 2021 10:04:53 -0700
User-agent:	Mozilla/5.0 (X11; Linux x86_64; rv:78.0) Gecko/20100101 Thunderbird/78.11.0

On 8/23/21 9:40 AM, Philipp Tomsich wrote:

The Zb[abcs] ratification package does not include the proposed
shift-one instructions. There currently is no clear plan to whether
these (or variants of them) will be ratified as Zbo (or a different
extension) or what the timeframe for such a decision could be.

Signed-off-by: Philipp Tomsich<philipp.tomsich@vrull.eu>
---

Changes in v3:
- Remove shift-one instructions in a separate commit.

  target/riscv/insn32.decode              |  8 ----
  target/riscv/insn_trans/trans_rvb.c.inc | 52 -------------------------
  target/riscv/translate.c                | 14 -------
  3 files changed, 74 deletions(-)


Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

r~

[Prev in Thread]

Current Thread

[Next in Thread]

[PATCH v3 00/15] target/riscv: Update QEmu for Zb[abcs] 1.0.0, Philipp Tomsich, 2021/08/23
- [PATCH v3 02/15] target/riscv: Reassign instructions to the Zba-extension, Philipp Tomsich, 2021/08/23
  - Re: [PATCH v3 02/15] target/riscv: Reassign instructions to the Zba-extension, Richard Henderson, 2021/08/23
- [PATCH v3 03/15] target/riscv: slli.uw is only a valid encoding if shamt first in 64 bits, Philipp Tomsich, 2021/08/23
  - Re: [PATCH v3 03/15] target/riscv: slli.uw is only a valid encoding if shamt first in 64 bits, Richard Henderson, 2021/08/23
- [PATCH v3 04/15] target/riscv: Remove the W-form instructions from Zbs, Philipp Tomsich, 2021/08/23
  - Re: [PATCH v3 04/15] target/riscv: Remove the W-form instructions from Zbs, Richard Henderson, 2021/08/23
- [PATCH v3 05/15] target/riscv: Remove shift-one instructions (proposed Zbo in pre-0.93 draft-B), Philipp Tomsich, 2021/08/23
  - Re: [PATCH v3 05/15] target/riscv: Remove shift-one instructions (proposed Zbo in pre-0.93 draft-B), Richard Henderson <=
- [PATCH v3 01/15] target/riscv: Add x-zba, x-zbb, x-zbc and x-zbs properties, Philipp Tomsich, 2021/08/23
  - Re: [PATCH v3 01/15] target/riscv: Add x-zba, x-zbb, x-zbc and x-zbs properties, Richard Henderson, 2021/08/23
- [PATCH v3 06/15] target/riscv: Reassign instructions to the Zbs-extension, Philipp Tomsich, 2021/08/23
  - Re: [PATCH v3 06/15] target/riscv: Reassign instructions to the Zbs-extension, Richard Henderson, 2021/08/23
- [PATCH v3 10/15] target/riscv: Add a REQUIRE_32BIT macro, Philipp Tomsich, 2021/08/23
  - Re: [PATCH v3 10/15] target/riscv: Add a REQUIRE_32BIT macro, Richard Henderson, 2021/08/23
- [PATCH v3 12/15] target/riscv: Add zext.h instructions to Zbb, removing pack/packu/packh, Philipp Tomsich, 2021/08/23
  - Re: [PATCH v3 12/15] target/riscv: Add zext.h instructions to Zbb, removing pack/packu/packh, Richard Henderson, 2021/08/23
- [PATCH v3 07/15] target/riscv: Add instructions of the Zbc-extension, Philipp Tomsich, 2021/08/23
  - Re: [PATCH v3 07/15] target/riscv: Add instructions of the Zbc-extension, Richard Henderson, 2021/08/23

Prev by Date: Re: [PATCH v3 04/15] target/riscv: Remove the W-form instructions from Zbs
Next by Date: Re: [PATCH v3 06/15] target/riscv: Reassign instructions to the Zbs-extension
Previous by thread: [PATCH v3 05/15] target/riscv: Remove shift-one instructions (proposed Zbo in pre-0.93 draft-B)
Next by thread: [PATCH v3 01/15] target/riscv: Add x-zba, x-zbb, x-zbc and x-zbs properties
Index(es):
- Date
- Thread